I am a dedicated Electronics and Communication Engineering student at Lovely Professional University. I specialize in Digital System Design and Advanced Computer Networking, with a strong foundation in Verilog HDL and routing protocols.
I am passionate about hardware and software integration, bringing leadership and problem-solving skills to complex engineering projects.
B.Tech - Electronics and Communication Engineering | CGPA: 6.5
Aug 2023 - Present
Intermediate | CGPA: 7.5
Jun 2021 - Mar 2023
SSC | GPA: 10
Jul 2020 - May 2021
Python, C, C++
Verilog, Cisco Packet Tracer, Multisim, Git
EIGRP, RIP, VLANs, Routing & Switching
DEC 2025
Created an FSM-based vending machine using Verilog HDL, handling coin inputs, product selection, and state transitions. Developed modules for coin validation, balance calculation, and product dispensing. Simulated and verified functionality using testbenches to ensure reliability.
NOV 2025
Implemented a multi-level ASK scheme to transmit digital data using discrete amplitude levels. Built modulation/demodulation blocks to encode multiple bits per symbol. Analyzed signal behavior under noise and compared BER performance.
MAR 2025
Designed and simulated a 2-bit comparator using CMOS and Pass Transistor Logic (PTL). Compared performance, power efficiency, and transistor count to highlight the advantages of PTL.
anubhavammu2005@gmail.com
+91-6304834274
Say Hello